DCD Introduces Customizable LCD Contr...

DCD Introduces Customizable LCD Controller

There are 1 comment on the Design And Reuse story from Jun 27, 2013, titled DCD Introduces Customizable LCD Controller. In it, Design And Reuse reports that:

Bytom -- June 27, 2013 -- Digital Core Design, IP Core and SoC design house from Poland, has introduced a proprietary LCD controller equipped with 24-bit RGB output and synchronization.

Join the discussion below, or Read more at Design And Reuse.

HelterSkelter

Brewster, NY

#1 Jun 27, 2013
DCD Introduces Customizable LCD Controller

Bytom -- June 27, 2013 -- Digital Core Design, IP Core and SoC design house from Poland, has introduced a proprietary LCD controller equipped with 24-bit RGB output and synchronization. Moreover, like all DCD’s cores, the DLCD is provided as a fully synthesizable RTL therefore can be implemented in both ASICs/SoCs and FPGAs.

Whereas LCD technology is the most popular in digital imaging, DCD’s con-troller works smoothly also with CRT displays. Pixel data has an 8-bit resolution and a 24-bit RGB out-put is generated using external LUT with defined color palette.– Our LCD core is controlled by the CPU, which enables usage of an external data memory to display data – explains Tomek Krzyzak, VCEO at Digital Core Design – so all the parameters are configurable through the CPU register interface.

The core itself was designed to be used with DCD’s DP80xxx series of MCUs, which means, that it can be easily bundled with e.g. DQ80251, the world’s fastest 8051 MCU, as long as the other 51s like the DQ8051, DP8051 or DP80390 IP Core. All parameters are configurable by CPU but there is also capa-bility for setting parameters by modification constants in a source file. There’s no need to waste silicon resources for unused features and constant settings The display controller is perfect for MCU based applications, where static graphic data is displayed using LCD/TFT matrix or e.g. CRT monitor.

Like all DCD’s IP Cores, the DLCD is provided as a fully synthesizable RTL so can be implemented in both ASICs/SoCs and FPGAs.

Tell me when this thread is updated:

Subscribe Now Add to my Tracker

Add your comments below

Characters left: 4000

Please note by submitting this form you acknowledge that you have read the Terms of Service and the comment you are posting is in compliance with such terms. Be polite. Inappropriate posts may be removed by the moderator. Send us your feedback.

CPU Discussions

Title Updated Last By Comments
News Firefox Quantum vs. Google Chrome: Which browse... Apr 15 matt rowen 2
News Mitch McConnell pushes for hemp legalization Mar 27 Hostis Publicus 11
News McConnell wants hemp removed from controlled su... Mar 26 Bama Yankee 5
News Burlington, Milton businesses get nearly $180K ... Feb '18 Growing Forward 2 1
News The Companies Behind The Chips That Power Crypt... Feb '18 wxxyz 1
News Americans to eat 1.35 billion wings during Supe... Feb '18 rowdy pan 1
News AMD Ryzen Refresh: Ready To Go Dec '17 skorpn 1