Calling different modules of a project from another main file in Xilinx ISE
Posted in the Xilinx Forum
#1 Jun 4, 2010
Our group has finished a project which has different modules in it, executing different tasks. We need to call this different modules of the project from a different main file. For callling each module, I have set a single bit input port for each module in the project so that when these input ports are set, the modules start working.
According to my knowledge in verilog, we could call the entire project or all the modules together by setting all the input ports. But what we want is,calling different modules of the project at different times or calling one module more than once and other modules only once.(I hope you understand this).I have tried to set the input ports sequentially but only the last call or the last call of the module is onlly executed.All the before calls are not getting executed.
Here are my some modules in the project
if(reset == 1) begin
next_state = STATE0;
if(inititate_i == 1) begin
next_state = STATE1;
next_state = IDLE;
My main program from which I called my project is -
main project instance;
main project reset =1;
main project inititate_i = 1;
main project reset = 1;
In the above case, only my second call of the reset is being executed(I have written code in my project which will retain my old values of the register,so there is no worry of that may be the values are getting overwriiten). There is a simple way of calling the different modules in the main project by just using a counter and running t he module as many times as i require. But we don't want that, beacuse the number of times a single module is called is not decided before.
Could any one please give me suggestions for solving this probelm.I would be great ful for the help.
Please help me. I have been trying on this problem from many days but with no success.
Add your comments below
|Qualcomm enters server CPU market with 24-core ...||Oct '15||marko||1|
|Xilinx ISE Will not uninstall! (Aug '07)||Aug '14||Piedpiper||2|
|error: illegal number of bits (May '14)||May '14||S ramesh IIT||1|
|Having problems with Model Sim License (Mar '07)||Feb '14||Pooja||30|
|how do i process an image using system generato... (Mar '10)||Jan '14||Wheatley||3|
|Molycorp Inc (MCP), Workday Inc (WDAY): Four No... (Jul '13)||Jul '13||docrew0||1|
|doubt in ucf file (Feb '13)||Feb '13||sai||1|
Find what you want!
Search Xilinx Forum Now
Copyright © 2015 Topix LLC